

energy use by population distribution

quantum vortex generation in UFG (ref M. Forbes lectures on SLDA in UFG)

### INT Summer School: Computing

\*calibrated according to computing survey results

K. J. Roche High Performance Computing Group, Pacific Northwest National Laboratory Nuclear Theory Group, University of Washington

## **Concepts**

- COMPLEXITY
	- PROBLEMS
	- ALGORITHMS
	- MACHINES



Measured time for machine M to generate the language of the problem plus time to generate the language of the result plus the time to accept or reject the language of the result.

Asking questions, solving problems is recursive process

Accepting a result means a related set of conditions is satisfied

 $S = S1^x S2^x ...$  Sn



*algorithm*, a Turing machine that always halts

*decidable problems* are posed as a recursive language

*undecidable problems* have no algorithms that accept the language of the problem and generate / accept or reject an answer (Rice's Theorem posits that non-trivial properties of r.e. languages are undecidable. Examples are emptiness, finiteness, regularity, and context freedom.)

## let's be practical (we only have 1 hour)

## **CPU** Memory Network External Devices ... **M**

## CPU

- **ALU**, adds, comparisons
- **FPU**, floating point operations
- **L/S U**, data loads / stores
- **Registers**, fast memory; FPR, GPR, etc.
- **PC**, program counter -address in memory of instruction that is executing (control flow, fetch / decode in CPU)
- • **Memory interface**, often L1 and L2 caches

```
other:
 clock speed
 buses
 ISA (Intel x86 most popular, x86-64, ...)
```
## **Memory**

## • storage for active data and programs



model of program placement in memory

## **Memory**

- size
	- •virtual memory (looks bigger than it is)
- hierarchy
	- •try to improve performance by reducing latency
- bandwidth
- correction mechanisms

## •WHAT ABOUT COST / PERFORMANCE?!

### Power = Capacity  $*$  Voltage<sup> $\wedge$ 2  $*$  Frequency</sup>



## Today's Memories ...

- $\cdot$  10^9 cells
- cell capacitance < femto-farad
- resistance O(tera-ohms)

### Refresh Cycles ~ 64ms

- leakage
- reading drains the charge (read + recharge)

### Faster memory

- lower voltage --> decreases stability,
- increase frequency --> \$\$\$ as arrays get large
- •(i.e. more addressable memory) and voltage is increased to assure stability and the more controller that every Programmer Should Know about Memory

#### **DRAM**

**C**, capacitor, keeps cell state

**M**, transistor, controls access to cell state

**read** the state of the cell the **access line AL** is raised -causes a current to flow on the data line DL or not

**write** to the cell the **data line DL** is appropriately set and AL is raised for a time long enough to charge or drain the capacitor



**SDR (PC100)** ~ DRAM cell array 100MHz data transfer rate 100Mbps



**DDR (PC1600)** ~ moves  $2X$  the data / clock (leading, falling) add "I/O" buffer (2 bits on data line) adjacent to DRAM cell array pull two adjacent column cells per access over 2 line data bus 100 MHz  $\times$  64 bit / data bus  $\times$  2 data bus lines = 1600 MBps





**DDR2 (PC6400)**  $\sim$  moves 4X the data / clock

double the bus frequency --> 2X bandwidth double "I/O" buffer speed to match the bus 4 bits / clock on 4 line data bus 200MHz array; 400MHz bus; 800MHz FSB (effective freq) 200 MHz  $\times$  64 bit / data bus  $\times$  4 data bus lines = 6400 MBps 240 PIN addressing @ 1.8V

#### **\*each stall cycle on the memory bus is > 11 cpu cycles even in the best systems**



Friday, August 24, 2012

### Prototypical Computing Platforms: Yesterday





### **Measurements**

•application specific measures / metrics (see bonus for examples)

•machine events

-clear dependence on tools / hardware support to monitor hardware components activated during program execution

--cycle count, disk accesses, floating point operation counts, instructions issued and retired, L2 data cache misses, maximum memory set size, number of loads / stores etc.

•derived measures

-efficiency, cycles per instruction (CPI) or floating point operations retired per second (FLOPs)

-computational costs, CPU Hours (relates execution time to processing elements), etc.

•pinpoint insufficient parallelism, lock contention, and parallel overheads in threading and synchronization strategies

### Enhancement Modes

• *performance* (improve efficiency, scalability - weak or strong)

-data structures / discretizations, algorithms, libraries, language enhancements, compilers

•*scientific* (better accuracy, improved predictive power)

-physical models, the problem representation, validity of inputs, and correctness of computed results

**Strong Scaling Weak Scaling Improve Efficiency**



### "simulating the same problem in less time"

Algorithm, machine strong scaling : Q4 problem := Q2 problem  $Q4$  algorithm  $=$   $Q2$  algorithm  $Q4$  machine  $\sim k * Q2$  machine  $Q4$  time  $\sim 1/k * Q2$  time

Algorithm enhancements, performance optimizations:

> $Q4$  problem  $Q2$  problem  $Q4$  algorithm  $\sim$  enhanced Q2 algorithm  $Q4$  machine  $Q2$  machine  $Q4$  time  $\sim 1/k * Q2$  time

\*Could consider other variations: algorithm and machine are varied to achieve reduction of compute time

## Computational Efficiency

• Total elapsed time to execute a problem instance with a specific software instance (algorithm) on a machine instance

- Parallel
	- $e(n,p) := Tseq(n) / (p * T(n,p))$

### "simulating a larger problem in same time"

Algorithm, machine weak scaling (100%):  $Q4$  problem  $\sim k * Q2$  problem  $Q4$  algorithm  $Q2$  algorithm  $Q4$  machine  $\sim k * Q2$  machine  $Q4$  time  $Q2$  time

Algorithm enhancements, performance optimizations:



\*Could consider other variations: problem, algorithm and the machine are varied to achieve fixed time assertion

> weighted: (t\*nPEs/DOF)\_b/(t\*nPEs/DOF)\_e

linked lists queues graphs tensors lattices , meshes stencils (for PDEs)

 $\bullet\bullet\bullet$ 

### **Graphs**

 $\bullet$  G(V,E) •V, vertex set, |V| cardinality •E, edge set, (vi,vj),..., |E| •values on vertices •values on edges



Figure 1. Dependency graph for a portion of the Hartree-Fock procedure.



### Sparse Matrices

• basic for NK based methods that execute repeated SpMV accumulate operations

• 2 integer arrays, I value array (i.e. double precision numbers)



$$
\alpha = \begin{pmatrix} 3 \\ 4 \\ 3 \\ 2 \\ 2 \\ 3 \\ 3 \\ 3 \\ 2 \end{pmatrix}, \beta = \begin{pmatrix} 0 & 3 & 9 \\ 1 & 2 & 4 & 7 \\ 2 & 3 & 6 \\ 1 & 3 \\ 3 & 5 \\ 2 & 4 & 6 \\ 3 & 7 & 8 \\ 3 & 7 & 8 \\ 1 & 9 \end{pmatrix}, \hat{A} = \begin{pmatrix} 1 & 2 & 3 & \cdots & 29 \end{pmatrix}^T
$$
\nnumber of nonzeros in row

\ncolumn index

\nvalues

### Dense Matrices



Friday, August 24, 2012

### What We Observe in DOE Apps -that they are Not Usually Dominated by FLOPs



**REFERENCE FLOATING POINT INTENSE PROBLEM :: Dense Matrix Matrix Multiplication**

C <--- a A B + b C :: OPERATIONAL COMPLEXITY : A[m,n], B[n,p], C[m,p] :: [ 8mpn + 13mp ] FLOP E.g. m=n=p=1024 ---> 8603566080 FLOP , measure 8639217664





## Memory Wall *Always* There ...



Friday, August 24, 2012

### Basic Optimizations (repeated themes: *concurrency, atomicity, and bandwidth*)

•build a picture of how *threads* use memory

-locality, latency, bandwidth, coherency, cache contention

#### •understand program, execution / use of programming model -delay error norms in iterative convergence, precompute interpolation / derivative coefficients, discretization representations (ie improved unit cells, exploiting spatial homogeneties)

-concurrency, balanced distributed parallelism, communication (blocking send receive pairs, barrier removal, collectives), control flow dependencies (mutex, semaphore, synchronizations) and i/o issues

#### cache test 1024 4096 16384 65536 262144 1.04858e+06 4.194<u>3e+0</u>6 1.67772e+07 6.71089e+07 2.68435e+08 Size(B) 1 32 1024 32768 1.04858e+06 3.35544e+07 1.07374e+09 Stride(B) 20 40 60 80 100 120 140 160 180 200 220 Time(ns): r+w

Sample of Cache Discovery Test Results

#### **temporal locality**

when a referenced resource is referenced again sometime in the near future

#### **spatial locality**

the chance of referencing a resource is higher if a resource near it was just referenced

### **Cache Coherency:**

**write-through**, if cache line is written to, the processor also writes to main memory (at all times cache and memory are in synche)

**write-back**, cache line is marked dirty, write back is delayed to when cache line is being evicted

>1 processor core is active (say in SMP) -all processors still have to see the same memory content; have to exchange CL when needed -includes the MC

**write-combining** (ie on graphics cards)

**set-associative dereferencing** (the larger the set and CL, the fewer the misses):

tag and data in sets -a set maps to the address of the cache line, a small number of values is cached for the same set value ; the tags for all such sets are compared in parallel

ie 8 sets for L1 and 24 associativity levels for L2 are common;

for 4MB/64B and 8 way set-associativity then 8192 sets (requires 13bit address tag) ; to find if the address is in cache only 8 tags have to be compared!

### Use of threads means coping with complicated issues

- cache contention, coherency
- memory bandwidth
- scheduling



\*other processor's activities are snooped on the address bus





#### fork (create) / join overheads





base / node focus

• **non-temporal writes**, ie don't cache the data writes since it won't be used again

soon (i.e. n-tuple initialization)

• avoids reading cache line before write, avoids wasteful occupation of cache line and time for write (memset()); does not evict useful data

*•* sfence() compiler set barriers

• **loop unrolling** , transposing matrices

• **vectorization**, 2,4,8 elements computed at the same time (SIMD) w/ multi-media extensions to ISA

• **reordering** elements so that elements that are used together are stored together -pack CL gaps w/ usable data (i.e. try to access structure elements in the order they are defined in the structure)

• **stack alignment,** as the compiler generates code it actively aligns the stack inserting gaps where needed ... is not necessarily optimal -if statically defined arrays, there are tools that can improve the alignment; separating n-tuples may increase code complexity but improve performance

• **function inlining**, may enable compiler or hand -tuned instruction pipeline optimization (ie dead code elimination or value range propagation) ; especially true if a function is called only once

• **prefetching**, hardware, tries to predict cache misses -with 4K page sizes this is a hard problem and costly penalty if not well predicted; software (void \_mm\_prefetch(void \*p, enum \_mm\_hint h) --\_MM\_HINT\_NTA -when data is evicted from L1d -don't write it to higher levels)

Loop fusion transforms multiple distinct loops into a single loop. It increases the granule size of parallel loops and exposes opportunities to reuse variables from local storage. Its dual, loop distribution, separates independent statements in a loop nest into multiple loops with the same headers.

> PARALLEL DO  $I = 1$ , N PARALLEL DO  $I = 1$ , N  $A(I) = 0.0$  $A(I) = 0.0$ **END** fusion  $B(I) = A(I)$ PARALLEL DO  $I = 1$ , N **END**  $B(I) = A(I)$  $distribution$ END

In the example above, the fused version on the right experiences half the loop overhead and synchronization cost as the original version on the left. If all  $A(1:N)$ references do not fit in cache at once, the fused version at least provides reuse in cache. Because the accesses to  $A(I)$  now occur on the same loop iteration rather than N iterations apart, they could also be reused in a register. For sequential exsource: K. Kennedy, *Rice*

## •reduce synchronization overheads in parallel loops •improve data locality

### Going Beyond Instruction Level //ism to Loop Level



Optimally Maximizing Iteration-Level Loop Parallelism, D. Liu et al., IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 23, NO. 3, MARCH 2012

### Unblock Communications if Possible

```
 if ( ip % 2 ) 
  { /* BLOCKING */
  MPI_Send( sbf , n , MPI_DOUBLE , ngh[ 0 ] , itag , MPI_COMM_WORLD ) ; /* send to left */
  MPI_Recv( rbf , n , MPI_DOUBLE , ngh[ 1 ] , itag , MPI_COMM_WORLD , &mpi_st ) ; /* receive from right */
 MPI_Send( sbf + n, n, MPI_DOUBLE, ngh[ 1 ], itag, MPI_COMM_WORLD ); /* send to right */
  MPI_Recv( rbf + n , n , MPI_DOUBLE , ngh[ 0 ] , itag , MPI_COMM_WORLD , &mpi_st ) ; /* receive from left */
  } 
 else 
 \{ MPI_Recv( rbf , n , MPI_DOUBLE , ngh[ 1 ] , itag , MPI_COMM_WORLD , &mpi_st ) ; /* receive from right */
 MPI_Send( sbf , n , MPI_DOUBLE , ngh[ 0 ] , itag , MPI_COMM_WORLD ) ; /* send to left */
 MPI_Recv( rbf + n , n , MPI_DOUBLE , ngh[ 0 ] , itag , MPI_COMM_WORLD , &mpi_st ) ; /* receive from left */
 MPI_Send( sbf + n, n, MPI_DOUBLE, ngh[ 1 ], itag, MPI_COMM_WORLD ); /* send to right */
  }
                                                                                            Blocking
```

```
 { /* ASYNCHRONOUS */
 MPI_Isend( sbf , n , MPI_DOUBLE , ngh[ 0 ] , itag , MPI_COMM_WORLD , r ) ; /* send to the left */
 MPI_Isend( sbf + n , n , MPI_DOUBLE , ngh[ 1 ] , itag , MPI_COMM_WORLD , r + 1 ) ; /* send to the right */
 MPI_Irecv( rbf, n, MPI_DOUBLE, ngh[ 1 ], itag, MPI_COMM_WORLD, r + 2 ); /* receive from the right */
 MPI_Irecv( rbf + n, n, MPI_DOUBLE, ngh[ 0 ], itag, MPI_COMM_WORLD, r + 3 ); /* receive from the left */
 MPI_waitall( 4 , r , _st ) ; }
                                                                                Non-Blocking
```
### nn exchanges > 2X performance gain, same results!

J

J

J

### **Exploit Multi-core Hybrid Programming Model**

•**MPI processes** spawn lightweight processes

**•OpenMP threads**,  $\#$ include  $\text{comp.h}$ , omp\_set\_num\_threads();

•**POSIX threads**, #include <pthread.h>, pthread create();

#### **•CUDA,** kernel execution



<-S> \* <-d> cannot exceed the maximum number of CPUs per NUMA node









Lennard-Jones (12,6)

 $4\epsilon\left[\left(\frac{\sigma}{r}\right)^{12}-(\frac{\sigma}{r})^{6}\right]$ 

Friday, August 24, 2012

### OSIRIS: Laser Wakefields (detailed example from FY11 DOE ASCR OMB software

#### metric study)

#### **How does a short and intense driver evolve over large distances? How is the wake excited and how does it evolve? How do the properties of the witness beams evolve as they are accelerated?**

- short and intense laser or relativistic particle beams propagate through a plasma near the speed of light
- light pressure of the laser or the space charge forces from the particle beam displaces plasma electrons
- the ions pull the electrons back towards where they started creating a plasma wave wake with a phase velocity near the speed of light
- accelerating (electric) fields in these wakes are more than 1000 times higher than those in existing accelerators.
- properly shaped and phased electrons or positron beams (witness beams) are loaded onto the wake and they surf to ultra-high energies in very short distances.
- Experiments using a laser driver have demonstrated the feasibility of generating GeV class quasi-monoenergetic beams



On the left is an electron beam (white) moving from right to left.

It forms a wakefield (density of plasma is shown. A lineout of the accelerating field is shown in black. A trailing bunch is shown in white in the back of the wakefield. On the right a laser (orange) is moving from right to left. It also creates a wakefield. The wakefield in both cases is a moving bubble of a radius R. A trailing beam is shown in white as well.

## OSIRIS:

**The fields within the wake structure demand a full electromagnetic treatment is needed.**

**The leading kinetic description is the particle-in-cell (PIC) method.** 



•deposit some particle quantity, such as a charge, is accumulated on a grid via interpolation to produce a source density. Various other quantities can also be deposited, such as current densities

•field solver, which solves Maxwells equations or a subset to obtain the electric and/or magnetic fields from the source densities

•particle forces are found by interpolation from the grid, and the particle coordinates are updated, using Newtons second law and the Lorentz force. The particle processing parts dominate over the field solving parts



**Balancing the particle load is hard problem!**





•need a method to effectively connect grid and particles quantities to determine the force acting on the particle.

•field interpolation calculations require knowledge of the grid point index closest to the particle position, and the distance between the particle and the grid point, normalized to the cell size.

•OSIRIS implements 1st to 4th order interpolation schemes (linear, quadratic, cubic and quartic splines)

## OSIRIS: Problems

#### **Uniform Plasma**

•**(1)** warm plasma with a temperature distribution parameter of  $u$ \_thermal = 0.01c

- a perfectly load balanced simulation
- particle diffusion across parallel nodes happens uniformly so the total number of particles per node remains approximately constant.
- good performance test as these plasma conditions
- resemble those on most of the simulation box for the laser wakefield runs.

\*quadratic shaped particles for the current deposition and field interpolation for all the simulations



#### **Laser Wakefield scenarios**

•**(2,3)** interaction of a 200 TW (6 Joule) laser interacting with uniform plasma with a density of 1.5e18 cm^-3

•plasma with an intensity sufficient to trigger self-injection, under different numerical and physical conditions.

•different grid resolutions, different number of particles per cell, and mobile/immobile ions.

•**(4)** a PW (30J) laser propagating in a .5e 18 cm^-3 plasma where ion motion is expected to play an important role



## OSIRIS: Enhancements

#### **SIMD Optimizations and SSE Implementation**

- 90 / 10 rule advancing particles and deposting the current
- optimized the use of memory and L2 cache for vector version
- store individual components in separate sequential arrays -one for x, one for y and one for z



- make use of vector shuffle operation to efficiently exchange parts of the vector registers:
	- i) we read 3 vectors (12 positions) sequentially
	- ii) shuffle them to get a vector of  $4 \times$  positions,
	- one vector of 4 y positions, one vector of 4 z positions
- $4 \times 3$  transpose is done in the registers and is very efficient (10 cycles overhead) -enables efficient use of vector memory read operations
- •storing the particles back to memory, the opposite operation is performed

## OSIRIS: Other Enhancements

#### **Dynamic Load balancing**

- 30% improvement in imbalance, but a 5% drop in overall performance
	- i) determine best partition from current load
	- ii) redistribute boundaries

#### **SMP version of major distributed kernels**

- the volume handled by each group of cores is much larger,
- the probability for significant load imbalance will be lower
- particle pusher, the field solver, current smoother, boundary processing of particles / fields and particle sorting.
- fairly simple since routines generally consist of an external loop that can be easily split among threads
- reduced the total node communication volume
- threads per MPI process must match the number of cores per cpu -or less















**55k Partition**

Friday, August 24, 2012



#### **Algorithm Performance 221K**



Friday, August 24, 2012





Comparison of the energy spectra of the beam in the first bucket for the runs.



A 2D slice of the electron density showing the electrons injected into the first two buckets.

•Charge ( the linear particle shape run has 25% less charge) and the emittance are significantly reduced in the higher resolution (Q4) run.

•The high resolution run has 50% lower RMS value for the two transverse planes.

•This improvement in emittance is very important for both collider and light source applications.

## ASCR



•At \$1M per MW, energy costs are substantial

 $\cdot$  Pf in 2010  $\sim$  3 MW

•1 Ef in 2018 at 200 MW with "usual" scaling

•Power constraints using current technology are unaffordable

- 20 Pf Sequoia requires ~ 10MW to operate
- I Ef requires ~500MW with current technologies

# 1 Exaflop in 20?? at 20 MW is target!



## Exascale Table -guess work?



Delivery Date 2020-2022

Performance 1000 PF LINPACK, 300 PF on codesign applications Power Consumption 20 MW (not including cooling) MTBAI 6 days (mean time between application interruptions) Memory including NVRAM 128 PB

### Extended Scope of Application Software Problems

Example Problem: solving algebraically determined systems of linear equations numerically (Linpack TOP500, FLOPs)



Q: How do the language of the problem and the accepted result relate to reality? Requires analysis beyond software analysis above and distinguishes *computational science* from system and library software development. Takes more time -needs refinement phase of algorithms and metrics.

**Metric:** the distance between two points in some topological space

### *Challenge:* detecting, mitigating, recovering from failures

- fail / continue
- hard / soft faults
- resiliency must go beyond check point / restart
	- •algorithm based fault tolerance



have to go beyond single failure



*Challenge:* quantify the data related costs on and across nodes

-refine performance measures for data movement and access costs as these dominate over floating point costs

• *bandwidth*, the number of cycles a core waits because the bus is not ready; as the measure gets large, it indicates that the bus is in high demand and loads or stores involving main memory will take longer

-provides means to reason about performance costs versus (bisection) bandwidth scaling (i.e. increased node counts)

• *locality*, the ratio of the peak versus measured capacity of each memory level (on/off chip) divided by access time in cycles

•i.e. consider ratio of gather and scatter costs in loops (A. Snavely, exascale planning meeting)





### *Need* extensions that relate performance to power; lead to novel optimization ideas

-extension of existing metrics to reason about power and performance tradeoffs, energy driven optimizations (i.e. DVFS)

-number of floating point operations per Watt (floating point dominated) -cost of loads or stores in bytes per Watt (data ops dominated)

-metric guided optimizations to simultaneously minimize power consumption and time to solution (IBM Zurich study)

-computational cost ~ *f(time to solution) \* energy*

-*f* constant, cost per execution event in Joules

-*f* linear, cost provides insight about appropriateness of hardware platform for application

#### -demand tools for power measurements

-memory (29%), network (29%), floating point unit (16%)) (distribution of power in HPC hardware (Kogge))





• Current DRAM roadmap will not enable achieving exascale systems with anything like the expected needs and goals

**Reduced latency** – With vastly more responders built into HMC, we expect lower queue delays and higher bank availability, which can provide a substantial system latency reduction, which is especially attractive in network system architectures.

**Increased bandwidth** — A single HMC can provide more than 15x the performance of a DDR3 module. Speed is increased by the very fast, innovative interface, unlike the slower parallel interface used in current DRAM modules. **Power reductions** — HMC is exponentially more efficient than current memory, using 70% less energy per bit than DDR3. **Smaller physical systems** — HMC's stacked architecture uses nearly 90% less space than today's RDIMMs. **Pliable to multiple platforms** — Logic-layer flexibility allows HMC to be tailored to multiple platforms and applications.

### Exascale System Networks

#### **REQUIREMENTS**

#### *Scale*

100,000 –1,000,000 nodes

#### *Node Bandwidth*

10 GB/s –2000 GB/s

Very application dependent

### *Power efficiency*

Particularly important for HPC

#### *Latency*

Critical for HPC systems

## **POWER CHALLENGE**

Total BW = Nodes  $\times$  BW  $\times$  hops  $\times$  bit

- $= 100,000 \times 2000 \times 4 \times 8$
- $= 6.4$  Exabits / s

Power = 30MW

4.7pJ/bit available entire power budget for interconnect!

#### **CHALLENGES**

#### *Interconnect density*

Chip edge, board edge, enclosure

#### *Low Network Diameter*

Benefits latency, power and reliability Requires high radix switches

### *Cabling complexity*

Particularly with low diameter networks

*Challenge* Tools to Pinpoint Performance and Numerical Errors, Drive Science Based

Feature Extraction in Massive, Complex Data Sets



Friday, August 24, 2012

### *Challenge* accurate, scalable tools at *thread level*



Table 14: Theoretical complexity of  $C(m,n) \leftarrow \alpha A(m,l)B(l,n) + \beta C(m,n)$ .



1 PE, 4 nt / PE Group / Function / Thread (max) ============================== Total --ne% 100.0% ne 12.213947 secs T\_INS 37.779M/sec 063040357 instr  $\blacksquare$  INS 2.330M/sec 2155872263 ops (2154299392) **T\_CYC** 697 secs 332826724 cycles er time (approx) 100.0% Time 12.214 secs 870760748 cycles

Table 17: Measured machine events of threaded parallel work phase (zgemm).

### *Challenge* accurate, scalable memory tools

nnn hpcviewer: OMEN\_Jaquar-pqi64-XT5.hpclink.memleak — ச Calling Context View <allers View | FL Flat View  $\bar{\Xi}$ ] ↑ ↓ | б Ю | | $|W|$  (#) А' дг Scope Bytes Allocated:Sum (I) v Bytes Freed:Sum (I) Bytes Leaked: Sum (I) **Experiment Aggregate Metrics**  $8.27e+11$  100 %  $8.27e+11$  100 %  $\nabla$ main  $8.27e+11$  100  $8$  8.27e+11 100  $8$ ▼ 尉 Transport<std::complex<double>>::execute\_task(char\_const \*,\_char\_const \*)  $8.20e$ i.e. detect memory leaks Ep Transport<std::complex<double>>::wire\_transmission(char\_const \*, int) 8.20e ▼ mph \_ CPR250 \_ calc\_transmission \_ 43Transport\_tm \_ 26\_Q2\_3std16complex\_tm \_ 2\_  $8.11e$ •probe allocation points in calling ▼ HD\_CPR108\_solve\_46WaveFunction\_tm\_26\_Q2\_3std16complex\_tm\_2\_dFP38 7.83e  $\triangledown$  **E**) WireCompression < std::complex < double> >::prepare(int \*, int \*, int, int, int \*,  $7.65e$ 4.29e context trees ▼ 陽 WireCompression<std::complex<double>>::SecondStageRen(int \*, int \*, in  $\overline{\mathbf{v}}$   $\mathbf{E}$   $\rightarrow$  array new 7.17e ▼ garray\_new\_general(void \*, long, unsigned long, unsigned long, void 7.17e  $\triangledown$   $\Rightarrow$  alloc\_array(unsigned long, unsigned long, void \*(\*)(unsigned long  $7.17e$ •intercept every allocate and free 7.17e  $\mathbb{F} \otimes_{\mathbb{Z}} \mathbb{N}$  mwa(unsigned long)  $\Psi$  (b) operator new(unsigned long) 7.17e ▼ Hpcrun\_memleak\_malloc\_helper 7.17e •mark the memory with the call ▼ 酚 hpcrun\_async\_block 7.17e sample\_event.h: 74 7.17e path in which it was allocated, 7.17e ▼ ⊯ array\_new\_general(void \*, long, unsigned long, unsigned long, void 7.17e match the free back to the V in alloc\_array(unsigned long, unsigned long, void \*(\*)(unsigned long 7.17e  $\mathbb{F}$   $\mathbb{B}$  \_\_ nwa(unsigned long) 7.17e allocation point ▼ ⊯ operator new(unsigned long) 7.17e ▼ Hpcrun\_memleak\_malloc\_helper 7.17e ▼ Gb hpcrun\_async\_block 7.17e sample event.h: 74 7.17e •what about programs that are killed  $\blacktriangleright$   $\mathbb{B}$  array\_new 7.17e by the O/S or othe faults?  $\blacktriangleright \boxplus$  \_array\_new 7.17e 7.17e  $\blacktriangleright$   $\mathbf{B}$   $\mathbf{u}$  array\_new ▶ B Umfpack<std::complex<double>>::prepare(void)  $3.69e$ ▶ B Umfpack<std::complex<double>>::\_ct(TCSR<> \*, int)  $6.43e$ •need to log data prior to  $\blacktriangleright$   $\mathbb{B}$   $\_\$  array new  $2.24e$  $\blacktriangleright$   $\bigoplus$  \_\_array\_new  $2.24e$ allocation to detect when a  $\blacktriangleright$   $\mathbb{B}$   $\mathbb{L}$  array\_new  $2.24e$  $\blacktriangleright$   $\bigoplus$  \_\_array\_new  $2.24e$ process is killed from external ▶ 吟 \_\_array\_new 2.24e  $\blacktriangleright$   $\bigoplus$   $\bigoplus$  array\_new 2.24e force  $\blacktriangleright$   $\mathbb{B}$   $\mathbb{L}$  array\_new  $2.24e$  $\blacktriangleright$   $\mathbb{R}$  array new  $2.24e+09$   $0.38$   $2.24e+09$   $0.38$  $+$ 

### *Challenge* **algorithms that Improve {ins,***flop(s)} / byte* **(and don'<sup>t</sup> compromise accuracy or performance)**

•J.J.M. Cuppen, *A Divide and Conquer Method for the Symmetric Tridiagonal Eigenproblem*, Numer. Math. 36, 177-195 (1981)

•F. Tisseur and J.J. Dongarra, *Parallelizing the Divide and Conquer Algorithm for the Symmetric Tridiagonal Eigenvalue Problem on Distributed Memory Architectures*, lawn132 (1998)



### *Challenge* **algorithms that improve I/O operations for applications**

Parameters set in the file system related to but independent from the problem parameters:

- Number of OSTs
	- 1, 2, 4, 8, 16, 32
- Stripe size in BYTEs 1 MB, 2 MB, 4MB, 8 MB, 16 MB
- access pattern (round robin)
- Number of I/O PEs for spatial decomposition kio ~ 1, 2, 3, 4, 6, 8
- Total number of I/O PEs is kio  $*$  nfld since nfld =151, 151, 302, 453, 604, 906, 1208





## **Aside on FILEs and IO**

#### ANSI C

•stream of BYTEs •points to a FILE structure •fopen,fwrite,fread,fclose

void  $f_{\text{comp}}$  ( char  $*$  ffn, int  $*$  ffd, int  $*$  len);

```
void f_ccls_ ( int * ffd ) ;
```

```
void f_{crm} ( char * ffn, int * len);
```

```
void f cwr ( int * ffd , void * fbf , int * fsz , int * nobj , int * ierr ) ;
```
void f crd ( int  $*$  ffd, void  $*$  fbf, int  $*$  fsz, int  $*$  nobj, int  $*$  ierr);



Fortran •sequence of records •open,write,read,close •IOLENGTH , RECL

fn = '/tmp/work/roche/mpt-omp/ben.txt'// CHAR(0)

```
call f_copn ( fn , fd , LEN( fn ) )
```
call f\_cwr ( fd, a, 16, ndim, ierr)

call f\_ccls (fd)

call f\_copn ( fn , fd , LEN( fn ) )

call f\_crd ( fd , a\_bk , 16 , ndim , ierr )

call f\_ccls (fd)

```
call f_crm ( fn , LEN( fn ) )
```
## **Aside on FILEs and IO (2)**

POSIX (UNIX) •stream of BYTES •file descriptors -index into file descriptor table -kept in user process -points to entry in system in-memory inode table •open,write,read,close, ioctl



#### **Spider ( Lustre ) :**

- •MDS, file names and directories in the filesystem, file open, close, state mgt
- •OSS, provides file service, and network request handling for set of OSTs
- •OST, stores chunks of files as data objects -may be stripped across one or more OSTs -Spider has 672 OSTs
	- -7 TB per OST
	- -1 MB Default stripe size
	- -4 Default OST count

## **Aside on FILEs and IO (3)**



•form modulo classes from MPI communicator over the number of I/O groups •for both proton and neutron communicators in nuclear case (44 for protons, 44 for neutrons)

•fit the stripe size to the largest single data item if possible

•eg for nuclear code and 32^3 lattice, a single 4-component term is 4 \* 32^3 \* 16 / 2^20 = 2MB

•set the stripe pattern (I use round-robin) and number of target OSTs (I use 88 in nuc code) for target PATH / FILE

•eg lfs setstripe /tmp/work/roche/kio -s 2m -i -1 -c 88

**Performance:** POSIX ~ [225,350]MBps , use of Lustre ~ [2,25]GBps

## **Aside on FILEs and IO (4) - Search Approach**



### POP



## **Computer Science in DOE**

- advanced computer architectures
- programming models, languages, and compilers
- execution models, operating, runtime, and file systems
- performance and productivity tools
- data management and data analytics, visual analysis

any surprises / omissions?

## ASCR Exascale Funding Trends





### **advanced computer architectures**

•the energy costs of moving data both on-chip and off-chip

•keeping the current technology roadmaps, memory per processor is expected to fall dramatically

•locality of data and computation renders flat cache hierarchies not useful

•energy-efficient on-chip and off-chip communication fabrics and synchronization mechanisms. Chief among these concerns is the power consumed by memory technology

### **programming models, languages, and compilers**

•program up to a billion heterogeneous cores systems

•novel architectures /10 billion-way concurrency

•concurrency and locality

•includes development environments, frameworks, and debugging tools

•programming languages and environments

### Performance is Limited by ...

- 1) System power -primary constraint
- 2) **Memory** bandwidth and capacity are not keeping pace
- **3)
Concurrency** 1000X
increase
in‐node
- 4) Processor open question
- **5) Programming model** compilers will not hide this
- **6) Algorithms** need to minimize data movement, not flops
- **7) I/O bandwidth** unlikely to keep pace with machine speed
- 8) Reliability and resiliency will be critical at this scale
- **9) Bisection bandwidth limited by cost and energy**

## **Bottom Line Challenges of Exascale Computing**

**Power
efficiency, Reliability, Programmability**