QUDA: QCD on GPUs

Mike Clark, NVIDIA Developer Technology Group

Overview

- **QUDA Overview**
- § Single-GPU Wilson solver
- Multi-GPU strategy and performance
- § Getting into QUDA

QUDA overview

- § "QCD on CUDA" <http://lattice.github.com/quda>
- **Effort started at Boston University in 2008, now in wide use** as the GPU backend for Chroma, MILC, and various homegrown codes.
- § Provides:
	- Various solvers for several discretizations, including multi-GPU support and domain-decomposed (Schwarz) preconditioners.
	- Additional performance-critical routines needed for gauge field generation.
- **Contributors welcome!**

QUDA overview

- Implements most discretized Dirac operators
	- Wilson
	- Wilson-Clover
	- Twisted mass
	- Improve staggered (ASQTAD and HISQ)
	- Domain Wall

Collaborators and QUDA developers

- § Ron Babich (NVIDIA)
- § Kip Barros (LANL)
- **Rich Brower (Boston University)**
- § Justin Foley (University of Utah)
- Joel Giedt (Rensselaer Polytechnic Institute)
- Steve Gottlieb (Indiana University)
- § Bálint Joó (Jefferson Lab)
- Claudio Rebbi (Boston University)
- § Guochun Shi (NCSA -> Google)
- § Alexei Strelchenko (Cyprus Institute -> FNAL)
- § Frank Winter (The University of Edinburgh)

USQCD software stack

(Many components developed under the DOE SciDAC program)

Steps in a lattice QCD calculation

- 1. Generate an ensemble of gluon field ("gauge") configurations.
	- **Produced in sequence, with hundreds needed per ensemble. This** requires > O(10 Tflops) sustained for several months (traditionally Crays, Blue Genes, etc.)
	- **•** 50-90% of the runtime is in the solver.

Steps in a lattice QCD calculation

2. "Analyze" the configurations

- Can be farmed out, assuming O(1 Tflops) per job.
- **80-99% of the runtime is in the solver.** GPUs have gained a lot of traction here.

$$
D_{ij}^{\alpha\beta}(x, y; U)\psi_j^{\beta}(y) = \eta_i^{\alpha}(x)
$$

or " $Ax = b$ "

Krylov solvers

- ". (Conjugate gradients, BiCGstab, and friends)
	- Search for the solution to $Ax = b$ in the subspace spanned by $\{b, Ab, A^2b, ...\}$.
	- **Upshot:**
		- $-$ We need fast code to apply A to an arbitrary vector (called the *Dslash* operation in LQCD).
		- $-$... as well as fast routines for vector addition, inner products, etc. (home-grown "BLAS")

GPU Architecture: Two Main Components

Global memory

- Analogous to RAM in a CPU server
- Accessible by both GPU and CPU
- Currently up to 6 GB
- Bandwidth currently up to 177 GB/s for Quadro and Tesla products
- ECC on/off option for Quadro and Tesla products

Streaming Multiprocessors (SMs)

- Perform the actual computations
- Each SM has its own:
	- Control units, registers, execution pipelines, caches

GPU Architecture – Fermi: Streaming Multiprocessor (SM)

- **32 CUDA Cores per SM**
	- **32 fp32 ops/clock**
	- **16 fp64 ops/clock**
	- **32 int32 ops/clock**
- **2 warp schedulers**
	- **Up to 1536 threads concurrently**
- **4 special-function units**
- **64KB shared mem + L1 cache**
- **32K 32-bit registers**
- **63 registers-per-thread limit**
	- **Exceeding this will cause variables to spill into gmem**

GPU Architecture – Fermi: CUDA Core

- **Floating point & Integer unit**
	- **IEEE 754-2008 floating-point standard**
	- **Fused multiply-add (FMA)** \bullet **instruction for both single and double precision**
- **Logic unit**
- **Move, compare unit**
- **Branch unit**

Cache/Shared Mem

Thursday, August 23, 12

GPU Kernels

- **A parallel function that runs on the GPU is called a kernel**
- **A kernel is launched as a grid of blocks of** \bullet **threads**
	- **blockIdx and threadIdx are 3D**
- **Built-in variables used to identify threads:**
	- **threadIdx**
	- **blockIdx**
	- **blockDim**
	- **gridDim**

 \blacktriangleright

Standard C Parallel C Parallel C


```
void saxpy(int n, float a, 
           float *x, float *y)
{ 
 for (int i = 0; i < n; ++i)
   y[i] = a^*x[i] + y[i];}
```

```
int N = 1 < 20;
```

```
// Perform SAXPY on 1M elements 
saxpy(N, 2.0, x, y);
```

```
\_global\_void saxpy(int n, float a, 
         float *x, float *y)
{ 
  int i = blockIdx.x * blockDim.x + threadIdx.x;
  if (i < n) y[i] = a*x[i] + y[i];}
```

```
int N = 1 < < 20;
cudaMemcpy(d_x, x, N, cudaMemcpyHostToDevice); 
cudaMemcpy(d_y, y, N, cudaMemcpyHostToDevice);
```

```
// Perform SAXPY on 1M elements 
saxpy<<<4096,256>>>(N, 2.0, d_x, d_y;
```
cudaMemcpy(y, d_y, N, cudaMemcpyDeviceToHost);

http://developer.nvidia.com/cuda-toolkit

- •Disparity worse with every generation
- •All architectures have this problem
- •Processors get wider
- •Memory hierarchy gets deeper

Memory Hierarchy

Single GPU Wilson Solver

Krylov Solver Implementation

- Complete solver **must** be on GPU
	- Transfer b to GPU
	- Solve Mx=b
	- Transfer x to CPU
- Time-critical kernel is the mat-vec
	- Applying the Dirac operator to a spinor field
- Also require BLAS level-1 type operations
	- AXPY operations: $b \leftarrow ax just$ like yesterday's vector addition
	- NORM operations: $c = (b,b)$

while ($|r_k| > \varepsilon$) { $\beta_k = (\mathbf{r}_k, \mathbf{r}_k) / (\mathbf{r}_{k-1}, \mathbf{r}_{k-1})$ $\mathbf{p}_{k+1} = \mathbf{r}_k - \beta_k \mathbf{p}_k$ $\alpha = (r_k, r_k)/(p_{k+1}, Ap_{k+1})$ $\mathbf{r}_{k+1} = \mathbf{r}_k - \alpha A \mathbf{p}_{k+1}$ ${\bf x}_{k+1} = {\bf x}_k + \alpha {\bf p}_{k+1}$ $k = k+1$ }

conjugate gradient

QUDA - General Strategy

- Assign a single space-time point to each thread \rightarrow V = XYZT threads
	- Map 4-d space-time index to a 1-d thread index

int gindex = threadIdx.x + blockIdx.x*blockDim.x

• Reverse mapping obtained from modular arithmetic

 $qindex = ((t * z + z) * Y + y) * X + x$

- $V = 24^4 \Rightarrow 3.3x10^6$ threads
- Fine-grained parallelization
- Maximize performance
	- Field reordering
	- Exploit physical symmetries
	- Mixed-precision methods

Wilson Matrix

Nearest neighbor Local

Wilson Matrix

4d nearest-neighbor stencil operator acting on a vector field

Mapping the Wilson Dslash to CUDA

1

- Looping over direction each thread must $\frac{1}{2}$ interaction matrix is described in $\frac{1}{2}$
	- Load the neighboring spinor (24 numbers x8) $D_{x,x'}$ d numbers x8) and $D_{x,x^{\prime}}=% \begin{bmatrix} 1\,, & & & & &\text{.} \ 0\,, & & & & &\text{.} \end{bmatrix}$
	- Load the color matrix connecting the sites (18 numbers x8)
	- Do the computation
	- Save the result (24 numbers)
- Minimum resources required
	- $12 + 18 + 24 = 54$ registers
	- Fermi supports 63x 32-bit registers per thread *Mx* = *b.* (1)
- Arithmetic intensity
	- 1320 floating point operations per site *spin* space, and *color* space it is given by
	- 1440 bytes per site (single precision)
	- 0.92 naive arithmetic intensity

Fig. 1. The nearest neighbor stencil part of the lattice Dirac operator *D*, as defined in (2), in the *µ* ⇥ plane. The *color-spinor* fields are located on

nearest neighbor nature of the stencil suggests a natural even-odd (red-black)

as red-black) preconditioning is used to accelerate the solution is used to accelerate the solution $\mathcal{L}_\mathcal{P}$ finding process, where the nearest neighbor property of the *Dx,x*⁰ matrix (see Fig. 1) is exploited to solve the Schur com p , the overall effect on the overall effect on the overall effect on the overall effect on the overall efficiency s the fields are reordered such that all components of α a given parity are controls to $\mathcal{L}_{\mathcal{A}}$ mass controls the quark mass co condition number of the matrix, and hence the convergence of s uch iterative solvers. Unfortunately, physical quark massess. Units massess p correspond to nearly indefinite matrices. Given that current leading lattice volumes are ³²³ ⇥ ²⁵⁶, for *>* ¹⁰⁸ degrees of freedom in total, this represents an extremely computationally

II. GRAPHICS PROCESSING UNITS

^x are associated with the links. The

Mapping the Wilson Dslash to CUDA

1

- Looping over direction each thread must $\frac{1}{2}$ interaction matrix is described in $\frac{1}{2}$
	- Load the neighboring spinor (24 numbers x8) $D_{x,x'}$ d numbers x8) and $D_{x,x^{\prime}}=% \begin{bmatrix} 1\,, & & & & &\text{.} \ 0\,, & & & & &\text{.} \end{bmatrix}$
	- Load the color matrix connecting the sites (18 numbers x8)
	- Do the computation
	- Save the result (24 numbers)
- Minimum resources required
	- $12 + 18 + 24 = 54$ registers
	- Fermi supports 63x 32-bit registers per thread **In God Con God Confident**
- Arithmetic intensity
	- 1320 floating point operations per site and a 44-dimensional discretized Al *spin* space, and *color* space it is given by
	- 1440 bytes per site (single precision)
	- 0.92 naive arithmetic intensity

$x + \hat{v}$ U^{ν}_{r}

Fig. 1. The nearest neighbor stencil part of the lattice Dirac operator *D*, as defined in (2), in the *µ* ⇥ plane. The *color-spinor* fields are located on

II. GRAPHICS PROCESSING UNITS

^x are associated with the links. The

^x x+ˆ*µ,x*⁰ ⁺ *^P* ⁺*^µ* ⇤ *^U^µ† ^xµ*^ˆ *^xµ,x* ^ˆ ⁰ ⇥ leading lattice volumes are ³²³ ⇥ ²⁵⁶, for *>* ¹⁰⁸ degrees of correspond to nearly indefinite matrices. Given that current freedom in total, this represents an extremely computationally **bandwidth bound**

Memory Coalescing

- To achieve maximum bandwidth threads within a warp must read from consecutive regions of memory
	- Each thread can load 32-bit, 64-bit or 128-bit words
	- CUDA provides built-in vector types

Field Ordering

• Typical CPU spinor field ordering: array of spinors (V x 24 floats)

• Reorder fields for coalescing: 6V x float4

- Similar reordering required for color matrices: 3V x float4
- 16-bit uses short4, 64-bit uses double2

Reducing Memory Traffic

- SU(3) matrices are all unitary complex matrices with det $= 1$
	- 12-number parameterization: reconstruct full matrix on the fly in registers

$$
\left(\begin{array}{c} a_1 \ a_2 \ a_3 \\ b_1 \ b_2 \ b_3 \\ c_1 \ c_2 \ c_3 \end{array}\right) \qquad \qquad \left(\begin{array}{c} a_1 \ a_2 \ a_3 \\ b_1 \ b_2 \ b_3 \end{array}\right) \qquad c = (a \times b)^*
$$

- Additional 384 flops per site
- 8 number parameterization

- Additional 856 flops per site
- Gauge fix to unit gauge field along T-dimension

We mory loattic $\overline{\mathbf{M}}$ D_{α} ducing Mamary **For the Reducing Memory Traffic** diagonals. In this basis, these are given by

- Impose similarity transforms to increase sparsity *i ⁱ* $\frac{1}{2}$ \bullet *lmpose* 0 1 *±i* 0 similarity transforms to ind
- ↑ Globally change Dirac matrix basis ge Dirac matrix

We must always load all spinor components regardless of the dimension or direction. An alternative basis is the UKQCD basis, in which the projectors

The advantage of this approach is that in the temporal dimension we need only load the upper (lower) spin components for the upper (lower) spin components for the backwards (for α

$$
P^{\pm 4} = \left(\begin{array}{cccc} 1 & 0 & \pm 1 & 0 \\ 0 & 1 & 0 & \pm 1 \\ \pm 1 & 0 & 1 & 0 \\ 0 & \pm 1 & 0 & 1 \end{array}\right) \qquad \qquad P^{+4} = \left(\begin{array}{cccc} 2 & 0 & 0 & 0 \\ 0 & 2 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}\right) P^{-4} = \left(\begin{array}{cccc} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 2 & 0 \\ 0 & 0 & 0 & 2 \end{array}\right)
$$

010 ⇥*i*

010 *±*1

- (Advanced) Still memory bound Can further reduce memory traffic by truncating the precision poral gather, and so increases the kernel's performance.
- Use 16-bit fixed-point representation 0 ⇥*i* 1 0 ed-point repres

have the form

*P [±]*³ =

B. Gamma Matrix Conventions

Wilson-Dslash Performance

- For illustration only; not our latest and greatest
- Runs were done on a single Fermi GTX 480 (~M2090)
- Typical single-node performance on Westmere
	- ~25 Gflops for typical optimized production code
	- $-$ ~50 Gflops when highly optimized (Smelyanskiy et al)
- Hold spatial lattice dimensions fixed 24³, vary temporal extent
	- Demonstrates the need for minimum problem size to hide latencies

Wilson performance - single precision

Wilson performance - double precision

Wilson performance - half precision

Parallel Reduction

- Common and important data parallel primitive in solvers
- Tree-based approach used within each thread block
	- Use shared memory to communicate within thread blocks

Parallel Reduction

• Avoid global sync by decomposing computation into multiple kernel invocations

Optimizing the Solver: Kernel Fusion

Optimizing the Solver: Kernel Fusion

Mixed-Precision Solvers

- Often require solver tolerance beyond limit of single precision
- But single and half precision much faster than double
- Use mixed precision
	- e.g.defect-correction

- QUDA uses Reliable Updates (Sleijpen and Van der Worst 1996)
- Almost a free lunch
	- Iteration count increases

GPUs vs. CPUs Compare to Multi-Core cluster

Multiple GPUs

The need for multiple GPUs

- •Only yesterday's lattice volumes fit on a single GPU
- More cost effective to build multi-GPU nodes
	- Better use of resources if parallelized
- •Gauge generation requires strong scaling
	- Can GPUs replace traditional super computers?

The need for multiple GPUs

- •Only yesterday's lattice volumes fit on a single GPU
- More cost effective to build multi-GPU nodes
	- Better use of resources if parallelized
- •Gauge generation requires strong scaling
	- Can GPUs replace traditional super computers?

The need for multiple GPUs

- •Only yesterday's lattice volumes fit on a single GPU
- More cost effective to build multi-GPU nodes
	- Better use of resources if parallelized
- •Gauge generation requires strong scaling
	- Can GPUs replace traditional super computers?

Multiple GPUs

- Many different mechanisms for controlling multiple GPUs
	- MPI processes
	- CPU threads
	- Multiple GPU per thread and do explicit switching
	- Combinations of the above
- QUDA uses the simplest: 1 GPU per MPI process
	- Allows partitioning over node with multiple devices and multiple nodes
	- cudaSetDevice(local mpi rank);

CUDA Stream API

- CUDA provides the stream API for concurrent work queues
	- Provides concurrent kernels and host<->device memcpys
	- Kernels and memcpys are queued to a stream
		- kernel<<
block, thread, shared, streamId>>>(arguments)
		- cudaMemcpyAsync(dst, src, size, type, streamId)
	- Each stream is an in-order execution queue
	- Must synchronize device to ensure consistency between streams
		- cudaDeviceSynchronize()
- QUDA uses the stream API to overlap communication of the halo region with computation on the interior

1D Lattice decomposition QUDA Parallelization

Multi-dimensional lattice decomposition

Multi-dimensional Ingredients

- Packing kernels
	- Boundary faces are not contiguous memory buffers
	- Need to pack data into contiguous buffers for communication
	- One for each dimension
- Interior dslash
	- Updates interior sites only
- Exterior dslash
	- Does final update with halo region from neighbouring GPU
	- One for each dimension

2-d example

- Checkerboard updating scheme employed, so only half of the sites are updated per application
	- Green: source sites
	- Purple: sites to be updated
	- Orange: site update complete

Step 1

• Gather boundary sites into contiguous buffers to be shipped off to neighboring GPUs, one direction at a time.

Step 1

Gather boundary sites into contiguous buffers to be shipped off to neighboring GPUs, one direction at a time.

Step 1

• Gather boundary sites into contiguous buffers to be shipped off to neighboring GPUs, one direction at a time.

Step 1

• Gather boundary sites into contiguous buffers to be shipped off to neighboring GPUs, one direction at a time.

Step 2

• An "interior kernel" updates all local sites to the extent possible. Sites along the boundary receive contributions from local neighbors.

Step 3

• Boundary sites are updated by a series of kernels - one per direction.

• A given boundary kernel must wait for its ghost zone to arrive

Step 3

• Boundary sites are updated by a series of kernels - one per direction.

• A given boundary kernel must wait for its ghost zone to arrive

Step 3

• Boundary sites are updated by a series of kernels - one per direction.

• A given boundary kernel must wait for its ghost zone to arrive

Step 3

• Boundary sites are updated by a series of kernels - one per direction.

• A given boundary kernel must wait for its ghost zone to arrive

Multi-dimensional Communications Pipeline numbers per site (when no reconstruction is employed) and is ordered on the GPU so as to ensure that memory accesses in both interior and boundary-update kernels are coalesced to the extent overall dslash performance.

dimensions is likely to exceed the interior kernel run time,

Thursday, August 23, 12

ory. The gauge field consists of 18 floating point

terior kernel so that it computes the full results for the in-

ner spinors and the partial results for spinors in the bound-

aries. The interior kernel computes any contributions to the

boundary spinors that does not involve with ghost spinors,

e.g. if a spinor is located only in the in-

terior kernel computes the space contribution for this spinor

as well as the negative T direction's. The positive T direc-

tion's contribution for this spinor, will be computed in the

exterior kernel for T dimension using the ghost spinor and

ghost gauge fields from the T+ neighbor. Since spinors in

the corners belong to multiple boundaries, For the interior

kernel and T exterior kernel, the 4-d to 1-d mapping strat-

egy is the same for the spinor and gauge field, with X being

the fastest changing index and T the slowest changing in-

Performance results

- •Results presented at SC'11 (not taking advantage of more recent optimizations).
- •Test Bed: "Edge" at LLNL
	- 206 nodes available for batch jobs, with QDR infiniband
	- 2 Intel Xeon X5660 processors per node (6-core Westmere @ 2.8 GHz)
	- 2 Tesla M2050 cards per node, sharing 16 PCI-E lanes via a switch
	- ECC enabled
	- \bullet CUDA 4.0

nvidia.

Building a scalable solver

- Inter-GPU communication hurts, so let's avoid it.
- In the strong-scaling regime, we employ a solver with a domaindecomposed preconditioner.
- Most of the flops go into the preconditioner, where communication is turned off.
- Half precision is perfect here.
- Iteration count goes up, but it's worth it.

Building a scalable solver

- Inter-GPU communication hurts, so let's avoid it.
- In the strong-scaling regime, we employ a solver with a domaindecomposed preconditioner.
- Most of the flops go into the preconditioner, where communication is turned off.
- Half precision is perfect here.
- Iteration count goes up, but it's worth it.

*GPU Tflops scaled according solver iterations

1

4

8

This is the future of capability computing...

Tsubame 2.0 4224 GPUs

Tianhe-1A 7168 GPUs

Titan >20 Petaflops 18,688 GPUs

Strong scaling on TitanDev (Cray XK6)

- § 960 nodes, each with:
	- 1 Tesla X2090
	- 1 Opteron (16-core/8-module "Interlagos")
- Cray Gemini interconnect
- Development platform in anticipation of Titan

What haven't we covered?

- Non-solver kernels required for HMC
	- Gauge force, fermion force, link fattening
- Advanced optimizations
	- Using shared memory for cache blocking
	- Autotuning
	- Texture cache and half precision
	- and lots more
HMC timing breakdown

Time distribution for a run on 2048 XT3 (BigBen) cpus using a $40^3 \times 96$ grid $(5 \times 10^2 \times 6$ per cpu) with $m_l = 0.1 m_s$.

Work in progress

- Gauge field generation on GPUs, for 2 different discretizations & applications:
	- Improved staggered in MILC
	- Wilson and Wilson-clover in Chroma (leveraging Frank Winter's QDP-JIT framework)
- Adaptive geometric multigrid on GPUs
	- GPUs give 5-10x in price/performance
	- Multigrid has the potential to give another 10x (at least for Wilson and Wilson-clover) at light quark masses.

Getting into QUDA

Using QUDA

- QUDA designed to accelerate pre-existing LQCD applications
	- Chroma, MILC, CPS, BQCD
- Solo QUDA workflow possible
	- tests directory includes linear solver examples
	- Gauge fields loaded through QIO
	- tests main use is for self contained correctness checking

Using QUDA

•QUDA provides a simple C interface for the outside world

•Host applications simply pass cpu-side pointers •QUDA takes care of all field reordering and data copying •Both a blessing and curse

#include <quda.h>

int main() {

}

 // initialize the QUDA library initQuda(device);

 // load the gauge field loadGaugeQuda((void*)gauge, &gauge param);

 // perform the inversion invertQuda(spinorOut, spinorIn, &inv_param);

 // free the gauge field freeGaugeQuda();

 // finalize the QUDA library endQuda();

Getting Involved with QUDA

- QUDA is open source
	- All development done in github
- Features requests are welcome
- More developers are even more welcome

Summary

• Glimpse into the QUDA library

- Implementing the Dslash
- Multi-GPU considerations
- Possible take-home messages
	- Start experimenting with writing code with GPUs
		- CUDA C/C++, OpenACC, it doesn't matter
	- Using GPUs + QUDA as a black box to accelerate physics
	- Looking deeper into QUDA
		- contact me mclark@nvidia.com

Backup slides

Domain Decomposition

- Non-overlapping blocks simply have to switch off inter-GPU communication
- Preconditioner is a gross approximation
	- Use an iterative solver to solve each domain system
	- Require only 10 iterations of domain solver \Rightarrow 16-bit
- Need to use a flexible solver \Rightarrow GCR
- Block-diagonal preconditoner impose λ cutoff
- Finer Blocks lose long-wavelength/low-energy modes
	- keep wavelengths of $\sim O(\Lambda_{\text{QCD}}^{-1})$, $\Lambda_{\text{QCD}}^{-1} \sim 1$ fm
- Aniso clover: $(a_s=0.125fm, a_t=0.035fm) \implies 8^3 \times 32$ blocks are ideal
	- $48³ \times 512$ lattice: $8³ \times 32$ blocks \implies 3456 GPUs

Thursday, August 23, 12

Run-time autotuning

• Motivation:

- Kernel performance (but not output) strongly dependent on launch parameters:
	- § gridDim (trading off with work per thread), blockDim
	- **blocks/SM (controlled by over-allocating shared memory)**

• Design objectives:

- Tune launch parameters for all performance-critical kernels at runtime as needed (on first launch).
- Cache optimal parameters in memory between launches.
- Optionally cache parameters to disk between runs.
- Preserve correctness.

Auto-tuned "warp-throttling"

• Motivation: Increase reuse in limited L2 cache.

Thursday, August 23, 12

Run-time autotuning: Implementation

■ Parameters stored in a global cache: static std::map<TuneKey, TuneParam> tunecache;

- TuneKey is a struct of strings specifying the kernel name, lattice volume, etc.
- TuneParam is a struct specifying the tune blockDim, gridDim, etc.
- Kernels get wrapped in a child class of Tunable (next slide)
- tuneLaunch() searches the cache and tunes if not found: TuneParam tuneLaunch(Tunable &tunable, QudaTune enabled, QudaVerbosity verbosity);

Run-time autotuning: Usage

§ Before:

myKernelWrapper(a, b, c);

§ After:

MyKernelWrapper $*k = new MyKernelWrange(n, b, c);$

 $k\rightarrow apply()$; // <-- automatically tunes if necessary

- Here MyKernelWrapper inherits from Tunable and optionally overloads various virtual member functions (next slide).
- Wrapping related kernels in a class hierarchy is often useful anyway, independent of tuning.

Virtual member functions of Tunable

- § Invoke the kernel (tuning if necessary):
	- $-$ apply()
- Save and restore state before/after tuning:
	- preTune(), postTune()
- Advance to next set of trial parameters in the tuning:
	- advanceGridDim(), advanceBlockDim(), advanceSharedBytes()
	- advanceTuneParam() // simply calls the above by default
- **Performance reporting**
	- flops(), bytes(), perfString()
- \blacksquare etc.